


<u>FIG. 1</u>




Dkt. No.: 03GP-8036; Serial No.: 09/681,575 Atty. Name: Patrick W. Rasche; (314) 621-5070



•

CK W. Rasche, (314) 021







FIG. 3



<u>FIG. 4</u>


Title: CAUSE AND EFFECT LOGIC APPLICATION IMPLEMENTATION; Inventor: William Joseph Quinn; Dkt. No.: 03GP-8036; Serial No.: 09/681,575


Atty. Name: Patrick W. Rasche; (314) 621-5070

4/9 54 -Symbol Name Description 56 X_n OR Input term is or'ed into Gate n 58 \bar{X}_n INV OR Input term is inverted and or'ed into Gate N 60 AND Input term is and'ed into Gate n &_n 62 **&**n INV AND Input term is inverted and and'ed into Gate n En **ENABLE** Input term is or'ed with other enables. These terms are used to enable 64 or'ed/and'ed terms of Gate n. If no enable terms are defined then gate is INV ENABLE Input term is inverted and or'ed with other enables. These terms are used to Ē, 66 enable or'ed/and'ed terms of Gate n. If no enable terms are defined then gate is enabled. 68 T(NN)_n **ONTIMER** Input term is subject to on delay of NN seconds. Timer output is or'ed into group n. 70 **INV ONTIMER** Input term is inverted and subject to on delay of NN seconds. Timer output is T(NN), or'ed into group n. 72 Input term resets latch. Latch set term has priority. If no reset terms are R RESET defined for a gate then gate is non-latching. 74 Ē INV RESET Input term resets latch when false. Latch set term has priority. If no reset terms are defined for a gate then gate is non-latching. **CAUSE & EFFECT INSTRUCTION SET SUMMARY** FIG. 5

78 u & t p 80 u Gate #1 >1 X Input 1 82 76 $\overline{\overline{x}}$ Input 2 T(10) Input 3 84 & Input 4 86 8, Input 5 & Input 6 Ε 88 ≥1 Input 7 Ε Input 8 &, Q 86 Input 9 X, Input 10 X, Input 11 R 90 **Base Gate**

<u>FIG. 6</u>








FIG. 9




FIG. 10




FIG. 11




FIG. 12





FIG. 13

9/9



FUNCTION BLOCK LOGIC TEMPLATE AND ASSOCIATED HMI ELEMENTS

FIG. 14